Si nanowire transistors (NW Tr.) are promising device structures for further scaling [1] . The ideal subthreshold characteristic of NW Tr. is a key to maintain high I on /I off ratio in low voltage operations of CMOS logic circuits [2]. NW Tr.-based SRAM cell is also applicable to the low power memory with the low supply voltage (V dd ). V dd scaling of SRAM is limited by the threshold voltage variations. It has been demonstrated that DIBL should be suppressed to keep the mean static noise margin (SNM) high even at low V dd in bulk MOSFETs [3] . However, the performance of SRAM composed of MOSFETs with the ideal S-factor has not been fully examined yet. In this study, SPICE simulations for NW-Tr. SRAM are performed on the basis of the measurement data. The impact of S-factor on SRAM SNM and the minimum operating voltage (V ddmin ) is evaluated in NW Tr. as well as in quasi-planar bulk Tr. (Bulk+ Tr.). Fig. 1 shows the schematic device structure and the cross-sectional TEM image of NW Tr. Tri-gate NW Tr. with various channel length (L g ) and NW width (W NW ) were fabricated on 300mm SOI wafers. Poly-Si gate and SiO 2 gate stack and undoped nanowire channel were adopted in the fabrication. We have demonstrated that the systematic study of V th and I d variability of NW Tr. with various parameters in Pelgrom plot [4] and verified that the device mismatch coefficient (A vt ) of NW Tr. is lower than that of planar Tr. [5] . In order to evaluate the impact of subthreshold characteristics on SRAM performance, BSIM4 was used to follow the device characteristics with different S-factor. Fig. 2 (a) and (b) show the schematic device structure of bulk planar Tr. (Bulk Tr.) and Bulk+ Tr, respectively. Bulk+ Tr. exhibit steeper subthreshold slopes due to better gate-to-channel capacitive coupling [6]. I off of all devices were set to be HP/LOP/LSTP conditions reported in ITRS 2011 [7]. SPICE parameter extraction for NW Tr.
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Simulation methods

Device structures and characteristics
UTMOST IV [8] was used to extract the SPICE model parameters of BSIM4 from the measurement data of NW Tr. Fig. 3 shows the typical results of the simulated I d -V g /I d -V d curves and the measurement results. Good fitting with maximum error < 3% was achieved for both n-and p-channel Tr. with sub-100nm gate length. Fig. 4 shows the schematic of SRAM cell circuit. SNM was defined as the side length of square of SRAM butterfly curve, plotting the voltage transfer characteristics of two inverters [9] . Fig. 5 shows SNM of NW Tr.-based SRAM with 20nm and 100nm-W NW against I off . V dd was set to be 0.5V. S-factor of NW Tr. with 20nm-W NW and 100nm-W NW are 65 and 81mV/dec, respectively. It is found that SNM of W NW of 20nm increases higher than that of wide W NW . The ideal S-factor is a key factor for the high SNM with sufficient gate voltage at low V dd . Fig. 6 shows SNM of Bulk/Bulk+/NW-Tr.-based SRAM plotted as a function of V th for pull-down (PD) transistor. When V th increases, SNM also increases. However, SNM of Bulk+/NW Tr. are higher than that of Bulk Tr. at the same V th . As shown in Fig.7 (a) , steep subthreshold slope with high I on /I off ratio is required to reduce V dd . When V dd decreases, I on /I off ratio of NW Tr. is kept higher than that of Bulk Tr. because of the ideal subthreshold slope. As shown in Fig.7 (b), higher V th for nMOSFET is beneficial to obtain high SNM and higher I on is required to pull down the output voltage to low level. Fig. 8 shows the relationship between SNM and I on /I off ratio of PD transistors with the same V th . SNM increases as I on /I off ratio increases. Therefore, I on is the major factor in the improvement of SRAM cell stability. This result confirms that the ideal subthreshold slope, which realizes high I on /I off ratio, is a key for the enhancement of SNM with low V dd SRAM operations.
Impact of S-factor on SRAM SNM
Influence of V th variability on SRAM performance
SRAM stability is seriously affected by the V th variation (V th ) of transistors. Fig. 9 shows the maximum A vt (A vt max ) for V dd =0.5V, which guarantees the read/write margin with 6 yield requirement of SRAM cell. The typical values of A vt for the different transistors are also plotted. Smaller A vt max of Bulk Tr. makes a read operation fail. Fig.  10 shows the relationship between V ddmin and A vt . Since the scaling limits of operation voltage are determined by the typical A vt , V ddmin of Bulk+ Tr. is 600mV smaller than that of Bulk Tr. due to the steep subthreshold slope with high I on /I off ratio. It is found that the reduction of V th variation is required for more aggressive voltage scaling, meaning that NW Tr.-based SRAM has a promising performance from the points of not only steep S factor, but also the robustness for V th variation.
Conclusions
The read stability for low voltage SRAM with different S-factor was investigated. The ideal subthreshold slope characteristic is a key to maintain I on /I off with respect to obtain the large SNM in low V dd as well as low I off . These results suggest that NW Tr.-based SRAM cell is applicable to the low power memory even in low operating voltage. 
